

**FIG.1** PRIOR ART




FIG. 2




FIG. 3




FIG.4




FIG.5




FIG. 6





FIG. 7








FIG.9





FIG.10



**FIG.11**




FIG. 12





FIG. 13



TRANSLATION CIRCUIT

FIG. 14




FIG. 15




FIG. 16




FIG.17




FIG.18






FIG. 19




FIG.20




FIG.21




FIG.22





FIG.23



TRANSLATION CIRCUIT

FIG.24




FIG.25






FIG.26




EXAMPLE OF 1BYTE → 1 VLIW INSTRUCTION

FIG.27



EXAMPLE OF 2 BYTE → 2 VLIW INSTRUCTION

FIG.28





jsr\_w ; Jump to subroutine (wide index)

goto_w =200	branch byte1	branch byte2	branch byte3	branch byte4
0	7 8	15 16	23 24	31 32 39

↓  
TRANSLATION

OR R10,R0,#(branchbyte1 || branchbyte2 || branchbyte3 || branchbyte4)

1000	opcode	—	bb0	1000	bb1	—	bb2	branch byte3	branch byte4
0	3 4		26 31	32 35	36 43		46		63

STW R62,@(R63-,R4)→JSR R10

0000	opcode	R62	R63	R4	1000	opcode	—	R10
------	--------	-----	-----	----	------	--------	---	-----

BRA #3 || NOP

0000	opcode	#3	000	0000	opcode	—
------	--------	----	-----	------	--------	---

FIG.29





FIG.32

